System clock monitoring
NTP Configuration
Example NTP system dashboard
.png?sv=2022-11-02&spr=https&st=2025-11-07T13%3A20%3A07Z&se=2025-11-07T13%3A31%3A07Z&sr=c&sp=r&sig=C4FJBnsfm3rSG4ohzBtjbEA9A%2F1U0Oz64LfjptECX5U%3D)
PTPv2 Configuration
Example PTPv2 configuration
.png?sv=2022-11-02&spr=https&st=2025-11-07T13%3A20%3A07Z&se=2025-11-07T13%3A31%3A07Z&sr=c&sp=r&sig=C4FJBnsfm3rSG4ohzBtjbEA9A%2F1U0Oz64LfjptECX5U%3D)
Prometheus
The follow shows the mapping to Prometheus names
Name | Prometheus | Description |
|---|---|---|
PTP Grandmaster → NIC Clock | fmadio_ptp_GMSync | 0 - PTP GM and the NIC clock are not synchronized 1 - PTP GM and the NIC clock are synchronized |
NIC Clock → System Clock | fmadio_ptp_SysSync | 0 - NIC clock and System clock are not synchronized 1 - NIC clock and System clock are synchronized |
System Clock → CAP Clock | fmadio_ptp_iSysSync | 0 - System clock and FPGA Clock are not synchronized 1 - System clock and FPGA Clock are synchornized |
Syslog
The following shows the syslog JSON version of the GUI status. Example single line status
2025.07.19-23:55:00.119795 (-04:00) | fmadio200v4| local7.info | fmadio |
{
"module":"system","subsystem":"ptp" ,"timestamp":1752983700,"ver":"10667",
"TimeFPGA":1752983700112643050,
"TimeSYS":1752983700112647936,
"GMOffset": -16.00,
"GMSync":true,
"GMMaster":"00aabb.ccddee.ff000",
"SysOffset": 13.00,"SysSync":true,
"iSysOffset": -7.08,"iSysSync":true,
"NTPOffset": 0.00,"NTPSync":false,"NTPMaster":"",
"GMUpTime":78598,"SysUptime":78598,"iSysUptime":78598,"PPSUptime":0,"NTPUptime":0,
"PPSPeriod":0.000000000,"PPSOffset":0,"PPSdPhase":0,"PPSdZero":0,"PPSCnt":0,
"Clk156Period":6.400000,"Clk156Offset":0,
"Clk250Period":4.000037,"Clk250Offset":-7,
"Clk322Period":3.200007,"Clk322Offset":-7
}
Name | Syslog | Description |
|---|---|---|
PTP Grandmaster → NIC Clock | GMSync | 0 - PTP GM and the NIC clock are not synchronized 1 - PTP GM and the NIC clock are synchronized |
NIC Clock → System Clock | SysSync | 0 - NIC clock and System clock are not synchronized 1 - NIC clock and System clock are synchronized |
System Clock → CAP Clock | iSysSync | 0 - System clock and FPGA Clock are not synchronized 1 - System clock and FPGA Clock are synchornized |